• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A stored program controlled switching system is comprised of a first set of detachably mounted nonvolatile semiconductor memory devices such as memory cards for respectively storing data of different types including a control program, a second set of detachably mounted nonvolatile semiconductor memory devices for respectively storing the data of different types. A first controller is provided for operating the first set of memory devices in a working mode and the second set of memory devices in a standby mode, copying data from the memory devices of the working mode into a main memory and further into the memory devices of the standby mode, and performing a switchover between the operating modes when trouble occurs in the first set of memory devices. A second controller operates the switching system according to the data stored in the main memory.
    公开号:US20010007123A1
    申请号:US09/774,712
    申请日:2001-02-01
    公开日:2001-07-05
    发明作者:Nobuyuki Seguchi
    申请人:NEC Corp；RA Brands LLC；
    IPC主号:H04M3-241
    专利说明:
    [0001] 1. Field of the Invention [0001]
    [0002] The present invention relates to a stored program controlled switching system. [0002]
    [0003] 2. Description of the Related Art [0003]
    [0004] Current stored program controlled switching systems employ a hard disk system as a huge memory device for storing a vast amount of data such as control program, subscriber information, tariff information and information concerning maintenance, operations and administration. In order to meet new services and features and cope with software imperfections, system file data are updated by downloading data from a storage device such as digital recording tape and magnetic optical disks. For maintenance purposes, the data stored in the hard disk system are routinely duplicated onto a backup system including digital recording tape and magnetic optical disks. Because of the enormous volume of data and the speed limitations imposed on the hard disk system, it takes a long time, typically several tens of minutes, to complete an updating or a duplicating routine. Much longer time (typically several hours) is necessary to duplicate data onto a newly installed standby storage system. [0004]
    [0005] In order to minimize the routine work time, Japanese Patent Publication No. 9-135465 discloses a system in which an extra memory system is provided for exclusively storing updating information, which is compared with working data. If a mismatch is detected, the corresponding portion of the working data is replaced with the updating data. Another technique disclosed in Japanese Patent Publication No. 1-309493 also relates to a stored program controlled switching system in which a card reader is provided and memory cards are used as an external storage means to store program and system data. Data stored in each memory card is read by the card reader and downloaded onto the random access memory of the switching system. A further technique is disclosed in Japanese Patent No. 2630263 in which all system are duplicated by a pair of identical subsystems including the switching network, the central processor and the hard disk system. In the duplicated hard disk systems, identical data are stored and constantly checked against each other and one of the systems is used as a working system and the other is in a standby mode. If the working system fails, a mismatch will be detected and a flag is set up, and the system is switched over from the working to the standby hard disk system. When the failed system is restored and duplicated with the current working system, the mismatched portion of data is copied from the current working hard disk system into the restored hard disk system so that same data are stored in both hard disk systems. [0005]
    [0006] However, the prior art techniques still require the use of digital recording tape or magnetic optical disks as an external storage system, which contributes to the system size. Additionally, since a number of different types of data are stored, it takes time during a fault finding and recovery process to identify such data types and locate the troubled portion. Furthermore, it is often necessary to replace a failed hard disk drive. In such instances, a new hard disk drive may be shipped over long distances. During shipment, the hard disks are subjected to unfavorable transport conditions which may cause damages. [0006] SUMMARY OF THE INVENTION
    [0007] It is therefore an object of the present invention to provide a stored program controlled switching system that allows efficient trouble shooting and efficient maintenance routine. [0007]
    [0008] Another object of the present invention is to provide a stored program controlled switching system that reduces the system size by eliminating the need to provide bulky recording systems. [0008]
    [0009] Still another object of the present invention is to provide a stored program controlled switching system that reduces shipment cost at low probability of damage which would otherwise occur during shipment of memory devices. [0009]
    [0010] According to the present invention, there is provided a stored program controlled switching system comprising a first set of detachably mounted nonvolatile semiconductor memory devices for respectively storing data of different types including a control program, a second set of detachably mounted nonvolatile semiconductor memory devices for respectively storing the data of different types, and a main memory. A first controller is provided for operating the first set of memory devices in a working mode and operating the second set of memory devices in a standby mode, copying data from the memory devices of the working mode into the main memory and into the memory devices of the standby mode, and performing a switchover between the operating modes when trouble occurs in the first set of memory devices. A second controller operates the switching system according to the data stored in the main memory. [0010] BRIEF DESCRIPTION OF THE DRAWIGNS
    [0011] The present invention will be described in detail further with reference to the following drawings, in which: [0011]
    [0012] FIG. 1 is a front view of storage units of the present invention; [0012]
    [0013] FIG. 2 is a cross-sectional view taken along the lines [0013] 2-2 of FIG. 1;
    [0014] FIG. 3 is a block diagram of a stored program controlled switching system of the present invention; [0014]
    [0015] FIG. 4 is a flowchart of the operation of a system controller during system startup time; [0015]
    [0016] FIG. 5 is a flowchart of the operation of a memory card controller during the system startup time; and [0016]
    [0017] FIG. 6 is a flowchart of the operation of the system controller during normal operation of the switching system; [0017]
    [0018] FIG. 7 is a flowchart of the operation of the memory card controller during normal operation of the switching system; and [0018]
    [0019] FIG. 8 is a flowchart of the system controller during the normal operation of the switching system. [0019] DETAILED DESCRIPTION
    [0020] In FIGS. 1 and 2, there is shown a pair of storage units of the present invention for use in a stored program controlled switching system. Each of the storage units [0020] 11A and 11B is formed with an array of vertically extending slots 12 through which nonvolatile semiconductor memory cards 14 are inserted. At the innermost end of the slots 12 is provided a female connector 13 that is adapted to engage with connector pins 15 of the memory cards 14.
    [0021] As shown in FIG. 3, the stored program controlled switching system is comprised of a number of trunk interfaces [0021] 20 and a number of subscriber interfaces 21. Control signals from these interfaces are supplied to a system controller 23 through a system bus 24. Although not shown in the drawings, the traffic signals from other switching systems and subscribers to these interfaces are supplied to a switch fabric which is also controlled by the system controller 23. A maintenance interface 22 is also connected to the system bus 24 for applying a maintenance test signal to the switching system. Also connected to the system bus 24 are a main memory 25 and a memory card controller 26. Female connectors 13 of both working and standby storage units are connected to the memory card controller 26.
    [0022] In the working unit [0022] 11A, the memory cards store data of different types. For example, switching control program, switching office database, tariff database, and trouble records are stored respectively in the memory cards 14 1, 14 2, 14 3 and 14 4. System controller 23 accesses the memory card controller 26 to cause it perform a read operation on the memory cards of the working unit 11A according to a control program stored in the main memory 25. Initially, the system controller 23 accesses the memory card controller 26 to copy the data stored in each memory card of the working unit 11 a onto a specified area of the main memory 25. In addition, under control of the memory card controller 26, data stored in the memory cards of the working unit 11A are duplicated by copying into corresponding memory cards of the standby unit 11B by synchronizing both units to each other. The contents of all memory cards of the working unit are checked against those of the standby unit so that when a change occurs in one memory card of the working unit, it is copied into the corresponding memory card of the standby unit.
    [0023] When trouble occurs in the switching system, the system controller [0023] 23 directs the memory card controller 26 to perform a switchover from the working storage unit 11A to the standby storage unit 11B and alerts the maintenance personnel. In response to the alarm signal, the maintenance personnel withdraws all the memory cards of the suspected storage unit from their slots 12 and analyzes the contents of each memory card according to the type of its stored data in an attempt to locate the trouble. Data are stored in the memory cards 14 in such a format that personal computers are able to access. Data analysis of stored data can be efficiently performed and significant time saving can be achieved.
    [0024] The operation of the system controller [0024] 23 during system startup proceeds according to a program stored in its read-only memory as illustrated in the flowchart of FIG. 4. At decision step 40, the system controller 23 monitors the maintenance interface 22 to detect a startup command signal. If a startup command signal is detected, flow proceeds to step 41 to send a copy command signal to the memory card controller 26 to direct it to read the system control program from the memory card 14 1 of the working unit 11A and copies the read program into a specified location of the main memory 23, and proceeds to decision step 42 to check to see if an end-of-copy message is received from the memory card controller 26. If the decision at step 42 is affirmative, the system controller repeats steps 41 and 42 until the stored data of all memory cards of the working unit 11A are copied into the main memory 25 (step 43). At step 44, the system controller 23 references a mapping table created by the memory card controller 26 and reads an address that is mapped to the storage location of the system control program in the main memory 25. System controller 23 reads the system control program and initializes the trunk interfaces 20 and the subscriber interfaces 2 (step 45) and proceeds to the end of the routine.
    [0025] The operation of memory card controller [0025] 26 during the startup routine proceeds according to the flowchart of FIG. 5. At decision step 50, the memory card controller determines whether a copy command signal is received from the system controller 23. In response to a copy command signal, the memory card controller 26 proceeds from step 50 to step 51 to test a memory card of the working unit 11A to see if it is properly inserted into its own slot. If the test indicates that the memory card is not properly inserted, flow proceeds to step 56 to switchover to the standby storage unit 11B and generates an alarm (step 57) and returns to the starting point of the startup routine. Otherwise, the memory card controller proceeds to step 52 to read data from the memory card and copies it in a storage location of the main memory 25 and sends an end-of-copy message to the system controller 23 (step 53). Steps 50 to 53 are repeatedly performed until all memory cards are read and copied into the main memory 25 (step 54). At step 55, the memory card controller 26 creates a mapping table for mapping addresses of the main memory 25 to corresponding data of the memory cards and sends this address mapping table to the system controller 23.
    [0026] During normal operation of the switching system, the system controller [0026] 23 executes a routine illustrated in FIG. 6. System controller 23 monitors the output of maintenance interface 22 to detect a system database read command (step 60) or a system database update command (step 61). If the decision at step 60 is affirmative, the controller 23 reads the system database from the storage location of main memory 25 specified by the address mapping table supplied from the memory card controller 26 (step 62) and sends the read data to the maintenance center, not shown, through the maintenance interface 22. If a database update command signal is received (step 61), the system controller proceeds to step 64 to receive update data from the maintenance interface 22 and replace the corresponding data in the main memory 25 with the update data (step 65). At step 66, the system controller sends an update command signal to the memory card controller 26 and waits for an end-of-update message from the memory card controller (step 67).
    [0027] During the normal operation, the memory card controller [0027] 26 executes the routine shown in FIG. 7. Memory card controller 26 starts the routine by monitoring the central processor 23 (step 70) and the working storage unit 11A (step 71). If an update command signal generated at step 66 by the system controller 23 is detected at step 70, the memory card controller 26 reads subscriber data from the main memory (step 72) and updates a pair of corresponding memory cards of both working and standby units 11A and 11B, which are synchronized to each other, with the read subscriber data (step 73). An end-of-update message is then returned to the system controller (step 74). If trouble occurs in a memory card of the working unit 11A, the memory card controller 26 proceeds from step 71 to step 75 to send a trouble report to the system controller 23 and waits for a stop sync command signal from the system controller (step 76). In response to a stop sync command signal, the memory card controller 26 stops synchronization between the working and standby storage units 11A and 11B (step 77) and switchovers the system to the standby unit 11B (step 78). When the system controller 23 receives the trouble report (step 80) as shown in FIG. 8, it sends a stop sync command signal to the memory card controller 26.
    [0028] It will be seen from the foregoing that when trouble occurs in the working storage unit [0028] 11A, the memory cards can be withdrawn individually from their slots and can be checked according to the data types. This facilitates trouble shooting and maintenance routine. Furthermore, the present invention is advantageous over the prior art hard disk system because of reduced inventory that will be required for holding replacement parts. In addition, the memory cards are in the format that allows personal computers to perform read/write operation, data analysis can be significantly improved in efficiency. Since the same recording medium is used for both working and standby storage units, efficient backup and maintenance operations can be achieved.
    权利要求:
    Claims (10)
    [1" id="US-20010007123-A1-CLM-00001] 1. A stored program controlled switching system comprising:
    a first set of detachably mounted nonvolatile semiconductor memory devices for respectively storing data of different types including a control program;
    a second set of detachably mounted nonvolatile semiconductor memory devices for respectively storing said data of different types;
    a main memory;
    a first controller for operating said first set of memory devices in a working mode and operating said second set of memory devices in a standby mode, copying data from the memory devices of the working mode into said main memory and into the memory devices of said standby mode, and performing a switchover between said operating modes when trouble occurs in said first set of memory devices; and
    a second controller for operating the switching system according to the data stored in said main memory.
    [2" id="US-20010007123-A1-CLM-00002] 2. A stored program controlled switching system as claimed in
    claim 1 , wherein each memory device of said first and second sets of memory devices is formatted such that personal computers can perform read and write operation on the memory device.
    [3" id="US-20010007123-A1-CLM-00003] 3. A stored program controlled switching system as claimed in
    claim 1 , wherein said first controller is arranged to create an address mapping table for mapping a plurality of addresses to said data stored in said main memory, and wherein said second controller is arranged to access data stored in said main memory according to the address mapping table.
    [4" id="US-20010007123-A1-CLM-00004] 4. A stored program controlled switching system as claimed in
    claim 1 , further comprising a maintenance circuit, wherein said second controller is arranged to read data from said main memory in response to an update command signal from said maintenance circuit and update a corresponding one of the memory devices of said working mode and a corresponding one of the memory devices of said standby mode with said read data.
    [5" id="US-20010007123-A1-CLM-00005] 5. A stored program controlled switching system as claimed in
    claim 1 ,
    wherein said first controller is arranged to monitor said first set of memory devices and send a trouble report to said second controller if a trouble is detected in one of the first set of memory devices,
    wherein said second controller is arranged to send a command signal to said first controller in response to said trouble report, and wherein said first controller is arranged to stop synchronization between said first and second sets of memory devices in response to the command signal from the second controller and perform said switchover between said first and second sets of memory devices.
    [6" id="US-20010007123-A1-CLM-00006] 6. A stored program controlled switching system comprising:
    a first storage unit including a set of slots and a first set of nonvolatile semiconductor memory cards detachably respectively mounted in said slots, each of said memory cards storing data of a different type, one of the memory cards storing a control program;
    a second storage unit including a set of slots and a second set of nonvolatile semiconductor memory cards detachably respectively mounted in said slots;
    a main memory;
    a first controller for operating said first set of memory cards in a working mode and operating said second set of memory cards in a standby mode, copying data from the memory cards of the working mode into said main memory and into the memory cards of said standby mode, and performing a switchover between said operating modes when trouble occurs in said first set of memory cards; and
    a second controller for operating the switching system according to the data stored in said main memory.
    [7" id="US-20010007123-A1-CLM-00007] 7. A stored program controlled switching system as claimed in
    claim 6 , wherein each memory card of said first and second sets of memory cards is formatted such that personal computers can perform read and write operation on the memory device.
    [8" id="US-20010007123-A1-CLM-00008] 8. A stored program controlled switching system as claimed in
    claim 6 , wherein said first controller is arranged to create an address mapping table for mapping a plurality of addresses to said data stored in said main memory, and wherein said second controller is arranged to access data stored in said main memory according to the address mapping table.
    [9" id="US-20010007123-A1-CLM-00009] 9. A stored program controlled switching system as claimed in
    claim 6 , further comprising a maintenance circuit, wherein said second controller is arranged to read data from said main memory in response to an update command signal from said maintenance circuit and update a corresponding one of the memory cards of said working mode and a corresponding one of the memory cards of said standby mode with said read data.
    [10" id="US-20010007123-A1-CLM-00010] 10. A stored program controlled switching system as claimed in
    claim 6 ,
    wherein said first controller is arranged to monitor said first set of memory cards and send a trouble report to said second controller if a trouble is detected in one of the first set of memory cards,
    wherein said second controller is arranged to send a command signal to said first controller in response to said trouble report, and
    wherein said first controller is arranged to stop synchronization between said first and second sets of memory cards in response to the command signal from the second controller and perform said switchover between said first and second sets of memory cards.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6748552B2|2004-06-08|Stored program controlled switching system
    US5274802A|1993-12-28|Method for restoring lost databases by comparing existing database and generic database, and generating cellular switch commands to update the generic database
    US7013373B2|2006-03-14|Data backup method and system
    US7210061B2|2007-04-24|Data redundancy for writes using remote storage system cache memory
    US5615329A|1997-03-25|Remote data duplexing
    JP2994070B2|1999-12-27|Method and apparatus for determining the state of a pair of mirrored data storage units in a data processing system
    US7293068B2|2007-11-06|Method and system for storing duplicate data
    JP4624829B2|2011-02-02|Data backup system and method
    CN100437503C|2008-11-26|Memory device key data backup and recovering system and method thereof
    KR100743180B1|2007-07-27|Duplex data system
    US6366965B1|2002-04-02|System for updating an identity of a device in response to determining that a neighbor device has an identity different from one stored therein
    US20030212921A1|2003-11-13|Write cache recovery after loss of power
    EP3617886B1|2021-07-14|Hot backup system, hot backup method, and computer device
    EP0723223A2|1996-07-24|Identifying controller pairs in a dual controller disk array
    JP3136258B2|2001-02-19|Disk update log recording method
    US6940666B2|2005-09-06|Magnetic tape apparatus that duplicates data and stores the duplicated data in plural magnetic tape drives
    EP0632381A2|1995-01-04|Fault-tolerant computer systems
    JP2005301438A|2005-10-27|Distributed monitoring control system
    JP4911959B2|2012-04-04|Distributed monitoring and control system
    JPH10260860A|1998-09-29|Client and server system and computer system
    CN106953736B|2020-02-18|Fault switching method and device
    US6378086B1|2002-04-23|Method and system for recovering a computer system from a loadsource located at a remote location
    WO2004001543A2|2003-12-31|Method and system for long-term digital data storage
    KR100330544B1|2002-04-01|Method and system of syncronizing billing data for duplicated automatic call distributer system
    JPH07191812A|1995-07-28|Method and device for processing fault of fixed disk device
    同族专利:
    公开号 | 公开日
    JP3562419B2|2004-09-08|
    US6748552B2|2004-06-08|
    JP2001218241A|2001-08-10|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US6304980B1|1996-03-13|2001-10-16|International Business Machines Corporation|Peer-to-peer backup system with failure-triggered device switching honoring reservation of primary device|
    US5987566A|1996-05-24|1999-11-16|Emc Corporation|Redundant storage with mirroring by logical volume with diverse reading process|
    US6330687B1|1998-11-13|2001-12-11|Digi-Data Corporation|System and method to maintain performance among N single raid systems during non-fault conditions while sharing multiple storage devices during conditions of a faulty host computer or faulty storage array controller|
    US20010039603A1|1999-01-29|2001-11-08|Neal Manowitz|Device bay storing solid state memory cards|
    US6484271B1|1999-09-16|2002-11-19|Koninklijke Philips Electronics N.V.|Memory redundancy techniques|
    US6539463B1|1999-11-09|2003-03-25|Nec Corporation|Disk-array apparatus capable of performing writing process in high transmission speed and surely avoiding data loss|US20030214744A1|2002-05-20|2003-11-20|Nec Corporation|Information recorder and its control method|
    US6865637B1|2001-06-26|2005-03-08|Alcatel|Memory card and system for updating distributed memory|
    US20050193390A1|2004-02-26|2005-09-01|Fujitsu Limited|Program downloading method, program switching method and network apparatus|
    US20070162700A1|2005-12-16|2007-07-12|Microsoft Corporation|Optimizing write and wear performance for a memory|
    US20080183769A1|2007-01-31|2008-07-31|Alcatel Lucent|Change of subscriber information in a multi-chassis network access environment|
    US20110055508A1|2009-09-01|2011-03-03|Ricoh Company, Ltd.|Information processing apparatus, data transfer method, and computer-readable recording medium|
    US20110276743A1|2004-10-21|2011-11-10|Microsoft Corporation|Using external memory devices to improve system performance|
    US20120265879A1|2011-04-15|2012-10-18|Microsoft Corporation|Managing servicability of cloud computing resources|
    US8489815B2|2008-09-15|2013-07-16|Microsoft Corporation|Managing cache data and metadata|
    US8631203B2|2007-12-10|2014-01-14|Microsoft Corporation|Management of external memory functioning as virtual cache|
    US9032151B2|2008-09-15|2015-05-12|Microsoft Technology Licensing, Llc|Method and system for ensuring reliability of cache data and metadata subsequent to a reboot|
    US9361183B2|2008-09-19|2016-06-07|Microsoft Technology Licensing, Llc|Aggregation of write traffic to a data store|
    CN107844110A|2016-09-21|2018-03-27|中车株洲电力机车研究所有限公司|A kind of fault data recorder system for current transformer|
    US10216637B2|2004-05-03|2019-02-26|Microsoft Technology Licensing, Llc|Non-volatile memory cache performance improvement|JPH01309493A|1988-06-07|1989-12-13|Oki Electric Ind Co Ltd|Data input method for telephone exchange|
    JPH09135465A|1995-11-10|1997-05-20|Toshiba Corp|Electronic exchange|
    JPH1185529A|1997-09-10|1999-03-30|Toshiba Corp|Method for starting data storage system and computer system|KR100411592B1|2001-12-14|2003-12-18|엘지전자 주식회사|System for and Method of Managing Fault in the Application of the Exchange|
    WO2005055067A1|2003-12-03|2005-06-16|Seiko Epson Corporation|Data communication terminal|
    US7216244B2|2004-02-25|2007-05-08|Hitachi, Ltd.|Data storage system with redundant storage media and method therefor|
    TWI309836B|2006-08-21|2009-05-11|Realtek Semiconductor Corp|A memory card reader controller with spread spectrum clock|
    JP2008131393A|2006-11-21|2008-06-05|Fujitsu Ltd|Call control method of call control apparatus, and call control apparatus|
    法律状态:
    2001-02-01| AS| Assignment|Owner name: NEC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEGUCHI, NOBUYUKI;REEL/FRAME:011513/0813 Effective date: 20010130 |
    2001-03-28| AS| Assignment|Owner name: RA BRANDS L.L.C., NORTH CAROLINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HOWARD, BRADLEY P.;REEL/FRAME:011650/0734 Effective date: 20001220 |
    2004-08-17| CC| Certificate of correction|
    2007-11-09| FPAY| Fee payment|Year of fee payment: 4 |
    2011-09-20| FPAY| Fee payment|Year of fee payment: 8 |
    2016-01-15| REMI| Maintenance fee reminder mailed|
    2016-06-08| LAPS| Lapse for failure to pay maintenance fees|
    2016-07-04| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2016-07-26| FP| Lapsed due to failure to pay maintenance fee|Effective date: 20160608 |
    优先权:
    申请号 | 申请日 | 专利标题
    JP2000-024016||2000-01-02||
    JP2000024016A|JP3562419B2|2000-02-01|2000-02-01|Electronic exchange|
    [返回顶部]